The Hunt For A Low-Power PHY
Design Considerations for High Bandwidth Memory Controller
Means, standard deviations and test-retest reliability of the cadence
HBM PHY Cadence
Simulation VIP for HBM3
Which High B/W Memory to Select after DDR4? - SemiWiki
UCIe PHY and Controller—To Die For - Breakfast Bytes - Cadence Blogs - Cadence Community
PHY IP for HBM2 for Samsung 10LPP
AI Driving HBM Growth - EE Times Asia
AI Interposer Power Modeling and HBM Power Noise Prediction Studies - SemiWiki
High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D HBM ASIC SiPs — Alphawave Semi Technical Article
PHY for PCIe